제조사부품번호

Alliance Memory SDRAM 64 MB Surface, 54-Pin 16 bit TSOP

RS 제품 번호:: 230-8433
제조사 부품 번호:: AS4C4M16SA-7TCN
제조업체:: Alliance Memory

Alliance Memory SDRAM 64 MB Surface, 54-Pin 16 bit TSOP

본 이미지는 참조용이오니 재확인이 필요하시면 문의해주세요.

대량 구매 할인 기용 가능

Subtotal (1 tray of 108 units)*

₩353,492.64

일시적 품절

2026년 4월 27일 부터 배송

더 자세한 내용이 필요하신가요? 필요한 수량을 입력하고 '배송일 확인'을 클릭하면 더 많은 재고 및 배송 세부정보를 확인하실 수 있습니다.

수량	한팩당	Per Tray*
108 - 216	₩3,273.08	₩353,573.48
324 - 432	₩3,175.32	₩342,975.92
540 - 972	₩3,111.40	₩336,091.36
1080 - 1944	₩3,049.36	₩329,372.24
2052 +	₩2,989.20	₩322,792.24

* 참고 가격: 실제 구매가격과 다를 수 있습니다

RS 제품 번호:: 230-8433
제조사 부품 번호:: AS4C4M16SA-7TCN
제조업체:: Alliance Memory

참조 문서

제정법과 컴플라이언스

제품 세부 사항

제품 정보를 선택해 유사 제품을 찾기

모두 선택	제품 정보	값
	브랜드	Alliance Memory
	Memory Size	64MB
	Product Type	SDRAM
	Organisation	4M x 16 bit
	Data Bus Width	16bit
	Address Bus Width	12bit
	Number of Bits per Word	16
	Maximum Clock Frequency	166MHz
	Maximum Random Access Time	5.4ns
	Number of Words	1M
	Mount Type	Surface
	Package Type	TSOP
	Pin Count	54
	Minimum Operating Temperature	0°C
	Maximum Operating Temperature	70°C
	Width	22.35 mm
	Height	1.2mm
	Length	22.35mm
	Standards/Approvals	No
	Series	AS4C4M16SA-C&I
	Minimum Supply Voltage	3V
	Automotive Standard	No
	Maximum Supply Voltage	3.6V

	모두 선택
	브랜드 Alliance Memory
	Memory Size 64MB
	Product Type SDRAM
	Organisation 4M x 16 bit
	Data Bus Width 16bit
	Address Bus Width 12bit
	Number of Bits per Word 16
	Maximum Clock Frequency 166MHz
	Maximum Random Access Time 5.4ns
	Number of Words 1M
	Mount Type Surface
	Package Type TSOP
	Pin Count 54
	Minimum Operating Temperature 0°C
	Maximum Operating Temperature 70°C
	Width 22.35 mm
	Height 1.2mm
	Length 22.35mm
	Standards/Approvals No
	Series AS4C4M16SA-C&I
	Minimum Supply Voltage 3V
	Automotive Standard No
	Maximum Supply Voltage 3.6V

Datasheet - AS4C4M16SA-7TCN

The Alliance Memory 64Mb SDRAM is a high-speed CMOS synchronous DRAM containing 64 Mbits. It is internally configured as 4 Banks of 1M word x 16 DRAM with a synchronous interface (all signals are registered on the positive edge of the clock signal, CLK). Read and write accesses to the SDRAM are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of a Bank Activate command which is then followed by a Read or Write command.

Fast access time from clock: 4.5/5.4/5.4 ns

Fast clock rate: 200/166/143 MHz

Fully synchronous operation

Internal pipelined architecture

1M word x 16-bit x 4-bank

Alliance Memory SDRAM 64 MB Surface, 54-Pin 16 bit TSOP

관련된 링크들