Winbond W972GG6KB25I SDRAM 2 GB Surface, Surface Mount, 84-Pin 16 bit WBGA
- RS 제품 번호:
- 188-2835
- 제조사 부품 번호:
- W972GG6KB25I
- 제조업체:
- Winbond
본 이미지는 참조용이오니 재확인이 필요하시면 문의해주세요.
현재 비가용
RS는 이 제품을 더 이상 판매하지 않습니다.
- RS 제품 번호:
- 188-2835
- 제조사 부품 번호:
- W972GG6KB25I
- 제조업체:
- Winbond
사양
참조 문서
제정법과 컴플라이언스
제품 세부 사항
제품 정보를 선택해 유사 제품을 찾기
모두 선택 | 제품 정보 | 값 |
|---|---|---|
| 브랜드 | Winbond | |
| Product Type | SDRAM | |
| Memory Size | 2GB | |
| Data Bus Width | 16bit | |
| Address Bus Width | 17bit | |
| Number of Bits per Word | 8 | |
| Maximum Clock Frequency | 533MHz | |
| Maximum Random Access Time | 0.4ns | |
| Number of Words | 256M | |
| Mount Type | Surface, Surface Mount | |
| Package Type | WBGA | |
| Minimum Operating Temperature | -40°C | |
| Pin Count | 84 | |
| Maximum Operating Temperature | 95°C | |
| Series | W972GG6KB | |
| Length | 12.6mm | |
| Height | 0.6mm | |
| Standards/Approvals | RoHS | |
| Automotive Standard | No | |
| Supply Current | 280mA | |
| Minimum Supply Voltage | 1.7V | |
| Maximum Supply Voltage | 1.9V | |
| 모두 선택 | ||
|---|---|---|
브랜드 Winbond | ||
Product Type SDRAM | ||
Memory Size 2GB | ||
Data Bus Width 16bit | ||
Address Bus Width 17bit | ||
Number of Bits per Word 8 | ||
Maximum Clock Frequency 533MHz | ||
Maximum Random Access Time 0.4ns | ||
Number of Words 256M | ||
Mount Type Surface, Surface Mount | ||
Package Type WBGA | ||
Minimum Operating Temperature -40°C | ||
Pin Count 84 | ||
Maximum Operating Temperature 95°C | ||
Series W972GG6KB | ||
Length 12.6mm | ||
Height 0.6mm | ||
Standards/Approvals RoHS | ||
Automotive Standard No | ||
Supply Current 280mA | ||
Minimum Supply Voltage 1.7V | ||
Maximum Supply Voltage 1.9V | ||
The W972GG6KB is a 2G bits DDR2 SDRAM, and speed involving -18, -25/25I, and -3/-3I.
Double Data Rate architecture: two data transfers per clock cycle
CAS Latency: 3, 4, 5, 6 and 7
Burst Length: 4 and 8
Bi-directional, differential data strobes (DQS and /DQS ) are transmitted / received with data
Edge-aligned with Read data and center-aligned with Write data
DLL aligns DQ and DQS transitions with clock
Differential clock inputs (CLK and /CLK)
Data masks (DM) for write data
Commands entered on each positive CLK edge, data and data mask are referenced to both edges of /DQS
Posted /CAS programmable additive latency supported to make command and data bus efficiency
Read Latency = Additive Latency plus CAS Latency (RL = AL + CL)
Off-Chip-Driver impedance adjustment (OCD) and On-Die-Termination (ODT) for better signal quality
Auto-precharge operation for read and write bursts
Auto Refresh and Self Refresh modes
Precharged Power Down and Active Power Down
Write Data Mask
Write Latency = Read Latency - 1 (WL = RL - 1)
Interface: SSTL_18