현재 비가용
RS는 이 제품을 더 이상 판매하지 않습니다.
- RS 제품 번호:
- 198-8003
- 제조사 부품 번호:
- CY7C1021D-10ZSXIT
- 제조업체:
- Infineon
사양
참조 문서
제정법과 컴플라이언스
제품 세부 사항
제품 정보를 선택해 유사 제품을 찾기
모두 선택 | 제품 정보 | 값 |
|---|---|---|
| 브랜드 | Infineon | |
| Memory Size | 1024kB | |
| Product Type | SRAM | |
| Organisation | 64K x 16 bit | |
| Number of Words | 64K | |
| Number of Bits per Word | 16 | |
| Maximum Random Access Time | 10ns | |
| Address Bus Width | 16bit | |
| Maximum Clock Frequency | 1MHz | |
| Timing Type | Asynchronous | |
| Minimum Supply Voltage | 4.5V | |
| Mount Type | Surface | |
| Maximum Supply Voltage | 5.5V | |
| Package Type | TSOP | |
| Minimum Operating Temperature | -40°C | |
| Pin Count | 44 | |
| Maximum Operating Temperature | 85°C | |
| Series | CY7C1021D | |
| Length | 18.51mm | |
| Standards/Approvals | No | |
| Height | 1.05mm | |
| Width | 10.26mm | |
| Supply Current | 80mA | |
| Automotive Standard | No | |
| 모두 선택 | ||
|---|---|---|
브랜드 Infineon | ||
Memory Size 1024kB | ||
Product Type SRAM | ||
Organisation 64K x 16 bit | ||
Number of Words 64K | ||
Number of Bits per Word 16 | ||
Maximum Random Access Time 10ns | ||
Address Bus Width 16bit | ||
Maximum Clock Frequency 1MHz | ||
Timing Type Asynchronous | ||
Minimum Supply Voltage 4.5V | ||
Mount Type Surface | ||
Maximum Supply Voltage 5.5V | ||
Package Type TSOP | ||
Minimum Operating Temperature -40°C | ||
Pin Count 44 | ||
Maximum Operating Temperature 85°C | ||
Series CY7C1021D | ||
Length 18.51mm | ||
Standards/Approvals No | ||
Height 1.05mm | ||
Width 10.26mm | ||
Supply Current 80mA | ||
Automotive Standard No | ||
The Cypress CY7C1021D is a high performance CMOS static RAM which has an automatic power down feature that significantly reduces power consumption when deselected. The Cypress CY7C1021D device is suitable for interfacing with processors that have TTL I/P levels and is not suitable for processors that require CMOS I/P levels.
Industrial Temperature Range: –40 °C to 85 °C
Automotive Temperature Range: –40 °C to 85 °C
CMOS for Optimum Speed and Power
Independent Control of Upper and Lower Bits