Winbond DDR2 SDRAM 128 MB Surface, 84-Pin 16 bit TFBGA
- RS 제품 번호:
- 188-2730P
- 제조사 부품 번호:
- W9712G6KB25I
- 제조업체:
- Winbond
본 이미지는 참조용이오니 재확인이 필요하시면 문의해주세요.
대량 구매 할인 기용 가능
Subtotal 55 units (supplied in a tray)*
₩214,658.40
일시적 품절
- 2026년 6월 29일 부터 배송
더 자세한 내용이 필요하신가요? 필요한 수량을 입력하고 '배송일 확인'을 클릭하면 더 많은 재고 및 배송 세부정보를 확인하실 수 있습니다.
수량 | 한팩당 |
|---|---|
| 55 - 100 | ₩3,902.88 |
| 105 + | ₩3,823.92 |
* 참고 가격: 실제 구매가격과 다를 수 있습니다
- RS 제품 번호:
- 188-2730P
- 제조사 부품 번호:
- W9712G6KB25I
- 제조업체:
- Winbond
사양
참조 문서
제정법과 컴플라이언스
제품 세부 사항
제품 정보를 선택해 유사 제품을 찾기
모두 선택 | 제품 정보 | 값 |
|---|---|---|
| 브랜드 | Winbond | |
| Memory Size | 128MB | |
| Product Type | DDR2 SDRAM | |
| Organisation | 16M x 8 Bit | |
| Data Bus Width | 16bit | |
| Address Bus Width | 15bit | |
| Number of Bits per Word | 8 | |
| Maximum Random Access Time | 0.4ns | |
| Number of Words | 16M | |
| Mount Type | Surface | |
| Package Type | TFBGA | |
| Pin Count | 84 | |
| Minimum Operating Temperature | -40°C | |
| Maximum Operating Temperature | 95°C | |
| Width | 8.1 mm | |
| Series | W9712G6KB | |
| Height | 0.8mm | |
| Length | 12.6mm | |
| Standards/Approvals | RoHS | |
| Minimum Supply Voltage | 1.7V | |
| Supply Current | 135mA | |
| Maximum Supply Voltage | 1.9V | |
| Automotive Standard | No | |
| 모두 선택 | ||
|---|---|---|
브랜드 Winbond | ||
Memory Size 128MB | ||
Product Type DDR2 SDRAM | ||
Organisation 16M x 8 Bit | ||
Data Bus Width 16bit | ||
Address Bus Width 15bit | ||
Number of Bits per Word 8 | ||
Maximum Random Access Time 0.4ns | ||
Number of Words 16M | ||
Mount Type Surface | ||
Package Type TFBGA | ||
Pin Count 84 | ||
Minimum Operating Temperature -40°C | ||
Maximum Operating Temperature 95°C | ||
Width 8.1 mm | ||
Series W9712G6KB | ||
Height 0.8mm | ||
Length 12.6mm | ||
Standards/Approvals RoHS | ||
Minimum Supply Voltage 1.7V | ||
Supply Current 135mA | ||
Maximum Supply Voltage 1.9V | ||
Automotive Standard No | ||
- COO (Country of Origin):
- TW
The W9712G6KB is a 128M bits DDR2 SDRAM and speed involving -25, 25I and -3.
Double Data Rate architecture: two data transfers per clock cycle
CAS Latency: 3, 4, 5 and 6
Burst Length: 4 and 8
Bi-directional, differential data strobes (DQS and /DQS ) are transmitted / received with data
Edge-aligned with Read data and center-aligned with Write data
DLL aligns DQ and DQS transitions with clock
Differential clock inputs (CLK and /CLK)
Data masks (DM) for write data
Commands entered on each positive CLK edge, data and data mask are referenced to both edges of /DQS
Posted /CAS programmable additive latency supported to make command and data bus efficiency
Read Latency = Additive Latency plus CAS Latency (RL = AL + CL)
Off-Chip-Driver impedance adjustment (OCD) and On-Die-Termination (ODT) for better signal quality
Auto-precharge operation for read and write bursts
Auto Refresh and Self Refresh modes
Precharged Power Down and Active Power Down
Write Data Mask
Write Latency = Read Latency - 1 (WL = RL - 1)
Interface: SSTL_18
관련된 링크들
- Winbond W9712G6KB25I, SDRAM 128Mbit Surface Mount, 200MHz, 1.7 V to 1.9 V, 84-Pin TFBGA
- Winbond W9812G6KH-6I, SDRAM 128Mbit Surface Mount, 166MHz, 3 V to 3.6 V, 54-Pin TSOP
- Winbond W9751G6NB25I, SDRAM 512Mbit Surface Mount, 400MHz, 1.7 V to 1.9 V, 84-Pin VFBGA
- Winbond W972GG6KB25I, SDRAM 2Gbit Surface Mount, 800MHz, 1.7 V to 1.9 V, 84-Pin WBGA
- Winbond NOR 128Mbit SPI Flash Memory 8-Pin WSON, W25Q128JVEIQ/TUBE
- Winbond NOR 128Mbit SPI Flash Memory 8-Pin SOIC, W25Q128JVSIQ/TUBE
- Winbond NOR 128Mbit Quad-SPI Flash Memory 8-Pin SOIC, W25Q128JVSIM
- Winbond NOR 128Mbit Quad-SPI Flash Memory 8-Pin WSON, W25Q128JVEIM
