Nexperia 74AUP1G02GW,125 2-Input NOR Schmitt Trigger Logic Gate, 5-Pin TSSOP
- RS 제품 번호:
- 165-9927
- 제조사 부품 번호:
- 74AUP1G02GW,125
- 제조업체:
- Nexperia
본 이미지는 참조용이오니 재확인이 필요하시면 문의해주세요.
대량 구매 할인 기용 가능
Subtotal (1 reel of 3000 units)*
₩383,520.00
재고있음
- 9,000 개 단위 배송 준비 완료
더 자세한 내용이 필요하신가요? 필요한 수량을 입력하고 '배송일 확인'을 클릭하면 더 많은 재고 및 배송 세부정보를 확인하실 수 있습니다.
수량 | 한팩당 | 릴당* |
|---|---|---|
| 3000 - 3000 | ₩127.84 | ₩382,956.00 |
| 6000 - 9000 | ₩125.96 | ₩375,624.00 |
| 12000 + | ₩122.20 | ₩367,728.00 |
* 참고 가격: 실제 구매가격과 다를 수 있습니다
- RS 제품 번호:
- 165-9927
- 제조사 부품 번호:
- 74AUP1G02GW,125
- 제조업체:
- Nexperia
사양
참조 문서
제정법과 컴플라이언스
제품 세부 사항
제품 정보를 선택해 유사 제품을 찾기
모두 선택 | 제품 정보 | 값 |
|---|---|---|
| 브랜드 | Nexperia | |
| Logic Function | NOR | |
| Mounting Type | Surface Mount | |
| Number of Elements | 1 | |
| Number of Inputs per Gate | 2 | |
| Schmitt Trigger Input | Yes | |
| Package Type | TSSOP | |
| Pin Count | 5 | |
| Logic Family | AUP | |
| Input Type | Schmitt Trigger | |
| Maximum Operating Supply Voltage | 3.6 V | |
| Maximum High Level Output Current | -4mA | |
| Maximum Propagation Delay Time @ Maximum CL | 24.7 ns @ 30 pF | |
| Minimum Operating Supply Voltage | 0.8 V | |
| Maximum Low Level Output Current | 4mA | |
| Length | 2.25mm | |
| Propagation Delay Test Condition | 30pF | |
| Output Type | Single Ended | |
| Maximum Operating Temperature | +125 °C | |
| Minimum Operating Temperature | -40 °C | |
| Dimensions | 2.25 x 1.35 x 1mm | |
| Width | 1.35mm | |
| Height | 1mm | |
| 모두 선택 | ||
|---|---|---|
브랜드 Nexperia | ||
Logic Function NOR | ||
Mounting Type Surface Mount | ||
Number of Elements 1 | ||
Number of Inputs per Gate 2 | ||
Schmitt Trigger Input Yes | ||
Package Type TSSOP | ||
Pin Count 5 | ||
Logic Family AUP | ||
Input Type Schmitt Trigger | ||
Maximum Operating Supply Voltage 3.6 V | ||
Maximum High Level Output Current -4mA | ||
Maximum Propagation Delay Time @ Maximum CL 24.7 ns @ 30 pF | ||
Minimum Operating Supply Voltage 0.8 V | ||
Maximum Low Level Output Current 4mA | ||
Length 2.25mm | ||
Propagation Delay Test Condition 30pF | ||
Output Type Single Ended | ||
Maximum Operating Temperature +125 °C | ||
Minimum Operating Temperature -40 °C | ||
Dimensions 2.25 x 1.35 x 1mm | ||
Width 1.35mm | ||
Height 1mm | ||
- COO (Country of Origin):
- MY
74AUP1G/74AUP2G/74AUP1T Family, Nexperia
For these non-cancellable (NC), and non-returnable (NR) products, Terms and Conditions apply.
74AUP Family
Industry-standard Advanced Ultra-low Power (AUP) logic family products for ultra-low power consumption, small footprint logic solutions for use in 1.8 V and mixed 1.8 V / 3.3 V circuit applications. The AUP logic family offers the following features:
Wide supply voltage range: 0.8 to 3.6V
Schmitt-trigger inputs for high noise immunity
Very low dynamic power dissipation
Enhanced ESD protection
Speed/power optimization
Schmitt-trigger inputs for high noise immunity
Very low dynamic power dissipation
Enhanced ESD protection
Speed/power optimization
관련된 링크들
- Nexperia 74AUP1G32GW,125 2-Input OR Schmitt Trigger Logic Gate, 5-Pin TSSOP
- Nexperia 74AUP1T08GW-Q100H 2-Input AND Schmitt Trigger Logic Gate
- onsemi MC74AC02DG, Quad 2-Input NOR Schmitt Trigger Logic Gate, 14-Pin SOIC
- Nexperia 74AUP2G08DC,125, Dual 2-Input AND Schmitt Trigger Logic Gate, 8-Pin VSSOP
- Texas Instruments SN74HC7002N, Quad 2-Input NOR Schmitt Trigger Logic Gate
- Nexperia 74HC1G02GW,125 2-Input NOR Logic Gate, 5-Pin TSSOP
- Nexperia 74AHC1G02GW,125 2-Input NOR Logic Gate, 5-Pin TSSOP
- Nexperia 74LVC1G02GW,125 2-Input NOR Logic Gate, 5-Pin TSSOP
