Nexperia Flip Flop IC HC, CMOS, 14-Pin SO-14
- RS 제품 번호:
- 243-4415
- 제조사 부품 번호:
- 74HC73D-Q100J
- 제조업체:
- Nexperia
본 이미지는 참조용이오니 재확인이 필요하시면 문의해주세요.
대량 구매 할인 기용 가능
View bulk pricing optionsSubtotal (1 reel of 2500 units)*
₩1,209,000.00
일시적 품절
- 2026년 12월 21일 부터 배송
더 자세한 내용이 필요하신가요? 필요한 수량을 입력하고 '배송일 확인'을 클릭하면 더 많은 재고 및 배송 세부정보를 확인하실 수 있습니다.
수량 | 한팩당 | 릴당* |
|---|---|---|
| 2500 - 10000 | ₩483.60 | ₩1,208,512.50 |
| 12500 + | ₩473.85 | ₩1,184,625.00 |
* 참고 가격: 실제 구매가격과 다를 수 있습니다
- RS 제품 번호:
- 243-4415
- 제조사 부품 번호:
- 74HC73D-Q100J
- 제조업체:
- Nexperia
사양
참조 문서
제정법과 컴플라이언스
제품 세부 사항
제품 정보를 선택해 유사 제품을 찾기
모두 선택 | 제품 정보 | 값 |
|---|---|---|
| 브랜드 | Nexperia | |
| Product Type | Flip Flop IC | |
| Logic Family | HC | |
| Input Type | Single Ended | |
| Output Type | CMOS | |
| Polarity | Negative | |
| Mount Type | Surface | |
| Minimum Supply Voltage | 2V | |
| Package Type | SO-14 | |
| Maximum Supply Voltage | 6V | |
| Pin Count | 14 | |
| Minimum Operating Temperature | -40°C | |
| Flip-Flop Type | JK Type | |
| Trigger Type | Negative Edge | |
| Maximum Operating Temperature | 125°C | |
| Standards/Approvals | HBM JESD22-A114F, AEC-Q100 (Grade 1), JEDEC Standards JESD8C (2.7 V to 3.6 V), JESD7A (2.0 V to 6.0 V), MM JESD22-A115-A | |
| Series | 74HC73-Q100 | |
| Automotive Standard | AEC-Q100 Grade 1 | |
| 모두 선택 | ||
|---|---|---|
브랜드 Nexperia | ||
Product Type Flip Flop IC | ||
Logic Family HC | ||
Input Type Single Ended | ||
Output Type CMOS | ||
Polarity Negative | ||
Mount Type Surface | ||
Minimum Supply Voltage 2V | ||
Package Type SO-14 | ||
Maximum Supply Voltage 6V | ||
Pin Count 14 | ||
Minimum Operating Temperature -40°C | ||
Flip-Flop Type JK Type | ||
Trigger Type Negative Edge | ||
Maximum Operating Temperature 125°C | ||
Standards/Approvals HBM JESD22-A114F, AEC-Q100 (Grade 1), JEDEC Standards JESD8C (2.7 V to 3.6 V), JESD7A (2.0 V to 6.0 V), MM JESD22-A115-A | ||
Series 74HC73-Q100 | ||
Automotive Standard AEC-Q100 Grade 1 | ||
The Nexperia dual negative edge triggered JK flip-flop with individual J, K, clock (nCP) and reset (nR) inputs and complementary nQ and nQ outputs. The J and K inputs must be stable one set-up time prior to the HIGH-to-LOW clock transition for predictable operation. (nR) is asynchronous, when LOW it overrides the clock and data inputs, forcing the nQ output LOW and the nQ output high. Schmitt-trigger action in the clock input makes the circuit highly tolerant to slower clock rise and fall times. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess of VCC.
Automotive product qualification in accordance with AEC-Q100 (Grade 1)
Specified from -40 °C to +85 °C and from -40 °C to +125 °C
CMOS low-power dissipation
Wide supply voltage range from 2.0 to 6.0 V
High noise immunity
Latch-up performance exceeds 100 mA per JESD 78 Class II Level B
관련된 링크들
- Nexperia 74HC73D-Q100J Flip Flop IC HC, CMOS, 14-Pin SO-14
- Nexperia 74HC74D,653 2 Flip Flop IC 74HC, D Type, 14-Pin SO
- Toshiba 2 Flip Flop IC 74HC, CMOS, 14-Pin SOIC
- Toshiba 74HC74D 2 Flip Flop IC 74HC, CMOS, 14-Pin SOIC
- Nexperia 74HC574D,653 8 Flip Flop IC 74HC, 3 State, 20-Pin SO
- Nexperia 74HCT74D 2 Flip Flop IC HCT, CMOS, 14-Pin SOIC
- onsemi MC74HC74ADG 1 Flip Flop IC 74HC, TTL, NMOS, LSTTL, CMOS, 14-Pin SOIC
- onsemi 1 Flip Flop IC 74HC, CMOS, LSTTL, NMOS, TTL, 14-Pin TSSOP