854S006AGILF, Clock Buffer LVDS, 2-Input, 24-Pin SOIC
- RS 제품 번호:
- 216-6214
- 제조사 부품 번호:
- 854S006AGILF
- 제조업체:
- Renesas Electronics
대량 구매 할인 기용 가능
Subtotal (1 unit)*
₩34,516.80
재고있음
- 65 개 단위 배송 준비 완료
더 자세한 내용이 필요하신가요? 필요한 수량을 입력하고 '배송일 확인'을 클릭하면 더 많은 재고 및 배송 세부정보를 확인하실 수 있습니다.
수량 | 한팩당 |
|---|---|
| 1 - 15 | ₩34,516.80 |
| 16 - 30 | ₩33,670.80 |
| 31 + | ₩33,144.40 |
* 참고 가격: 실제 구매가격과 다를 수 있습니다
- RS 제품 번호:
- 216-6214
- 제조사 부품 번호:
- 854S006AGILF
- 제조업체:
- Renesas Electronics
사양
참조 문서
제정법과 컴플라이언스
제품 세부 사항
제품 정보를 선택해 유사 제품을 찾기
모두 선택 | 제품 정보 | 값 |
|---|---|---|
| 브랜드 | Renesas Electronics | |
| Logic Family | LVDS | |
| Logic Function | Clock Buffer | |
| Input Signal Type | LVDS | |
| Number of Clock Inputs | 2 | |
| Package Type | SOIC | |
| Pin Count | 24 | |
| 모두 선택 | ||
|---|---|---|
브랜드 Renesas Electronics | ||
Logic Family LVDS | ||
Logic Function Clock Buffer | ||
Input Signal Type LVDS | ||
Number of Clock Inputs 2 | ||
Package Type SOIC | ||
Pin Count 24 | ||
The Renesas Electronics 854S006 is a low skew, high performance 1-to-6, Differential-to-LVDS fanout buffer. The CLK, nCLK pair can accept most standard differential input levels. The 854S006 is characterized to operate from either a 2.5V or a 3.3V power supply. Guaranteed output and part-to-part skew characteristics make the 854S006 ideal for those clock distribution applications demanding well defined performance and repeatability.
Six differential LVDS outputs
One differential clock input pair
CLK, nCLK pair can accept the following differential input
levels: LVDS, LVPECL, LVHSTL, SSTL, HCSL
Maximum output frequency: 1.7GHz
Translates any single-ended input signal to LVDS levels with
resistor bias on nCLK input
Output Skew: 55ps (maximum)
Propagation delay: 850ps (maximum)
Additive phase jitter, RMS: 0.067ps (typical)
Full 3.3V or 2.5V supply
-40°C to 85°C ambient operating temperature
One differential clock input pair
CLK, nCLK pair can accept the following differential input
levels: LVDS, LVPECL, LVHSTL, SSTL, HCSL
Maximum output frequency: 1.7GHz
Translates any single-ended input signal to LVDS levels with
resistor bias on nCLK input
Output Skew: 55ps (maximum)
Propagation delay: 850ps (maximum)
Additive phase jitter, RMS: 0.067ps (typical)
Full 3.3V or 2.5V supply
-40°C to 85°C ambient operating temperature
For these non-cancellable (NC), and non-returnable (NR) products, Terms and Conditions apply.
관련된 링크들
- 854S006AGILF, Clock Buffer LVDS, 2-Input, 24-Pin SOIC
- 5T9306NLGI, Clock Buffer LVDS, 1-Input, 8-Pin SOIC
- 85104AGILF, Clock Buffer, 5-Input, 20-Pin TSSOP
- 85102AGILF, Clock Buffer, 5-Input, 16-Pin TSSOP
- 8305AGILF, Clock Buffer, 5-Input, 16-Pin TSSOP
- 551MILF, Clock Buffer, 1-Input, 8-Pin SOIC
- 553SCMGI, Clock Buffer, 1-Input, 8-Pin SOIC
- 553MILFT, Clock Buffer, 1-Input, 8-Pin SOIC
