Infineon SDRAM 64 MB Surface, 24-Pin 8 bit FBGA-24 Ball
- RS 제품 번호:
- 273-7513
- 제조사 부품 번호:
- S27KL0642DPBHI020
- 제조업체:
- Infineon
본 이미지는 참조용이오니 재확인이 필요하시면 문의해주세요.
대량 구매 할인 기용 가능
View bulk pricing optionsSubtotal (1 unit)*
₩7,080.00
재고있음
- 추가로 2026년 9월 14일 부터 3 개 단위 배송
더 자세한 내용이 필요하신가요? 필요한 수량을 입력하고 '배송일 확인'을 클릭하면 더 많은 재고 및 배송 세부정보를 확인하실 수 있습니다.
수량 | 한팩당 |
|---|---|
| 1 - 9 | ₩7,080.00 |
| 10 - 24 | ₩6,780.00 |
| 25 - 49 | ₩6,520.00 |
| 50 - 99 | ₩6,400.00 |
| 100 + | ₩6,200.00 |
* 참고 가격: 실제 구매가격과 다를 수 있습니다
- RS 제품 번호:
- 273-7513
- 제조사 부품 번호:
- S27KL0642DPBHI020
- 제조업체:
- Infineon
사양
참조 문서
제정법과 컴플라이언스
제품 세부 사항
제품 정보를 선택해 유사 제품을 찾기
모두 선택 | 제품 정보 | 값 |
|---|---|---|
| 브랜드 | Infineon | |
| Memory Size | 64MB | |
| Product Type | SDRAM | |
| Data Bus Width | 8bit | |
| Number of Bits per Word | 16 | |
| Maximum Clock Frequency | 200MHz | |
| Mount Type | Surface | |
| Package Type | FBGA-24 Ball | |
| Minimum Operating Temperature | -40°C | |
| Pin Count | 24 | |
| Maximum Operating Temperature | 105°C | |
| Series | S27K | |
| Height | 1mm | |
| Length | 6mm | |
| Width | 8mm | |
| Standards/Approvals | No | |
| Maximum Supply Voltage | 3.6V | |
| Supply Current | 360μA | |
| Automotive Standard | AEC-Q100 Grade 2 & 3 | |
| Minimum Supply Voltage | 1.8V | |
| 모두 선택 | ||
|---|---|---|
브랜드 Infineon | ||
Memory Size 64MB | ||
Product Type SDRAM | ||
Data Bus Width 8bit | ||
Number of Bits per Word 16 | ||
Maximum Clock Frequency 200MHz | ||
Mount Type Surface | ||
Package Type FBGA-24 Ball | ||
Minimum Operating Temperature -40°C | ||
Pin Count 24 | ||
Maximum Operating Temperature 105°C | ||
Series S27K | ||
Height 1mm | ||
Length 6mm | ||
Width 8mm | ||
Standards/Approvals No | ||
Maximum Supply Voltage 3.6V | ||
Supply Current 360μA | ||
Automotive Standard AEC-Q100 Grade 2 & 3 | ||
Minimum Supply Voltage 1.8V | ||
The Infineon DRAM is a high speed CMOS, self refresh DRAM, with HYPERBUS interface. The DRAM array uses dynamic cells that require periodic refresh. Refresh control logic within the device manages the refresh operations on the DRAM array when the memory is not being actively read or written by the HYPERBUS interface master. Since the host is not required to manage any refresh operations, the DRAM array appears to the host as though the memory uses static cells that retain data without refresh. Hence, the memory is more accurately described as Pseudo Static RAM.
200 MHz maximum clock rate
Data throughput up to 400 MBps
Bidirectional read write data strobe
Automotive AEC Q100 Grade 2 and 3
Optional DDR centre aligned read strobe
DDR transfers data on both edges of the clock
관련된 링크들
- Intelligent Memory SDRAM IM5116D2DDBG-25 2 Gb 84-pinowy FBGA-84 kulowe Powierzchnia 16 bit 95 °C -40 °C
- Alliance Memory SDRAM 4 Gb 96-pinowy FBGA-96 kulowe Powierzchnia 95 °C 0 °C
- Alliance Memory SDRAM 4 Gb 78-pinowy FBGA-78 kulowe Powierzchnia 95 °C 0 °C
- Alliance Memory SDRAM 4 Gb 96-pinowy FBGA-96 kulowe Powierzchnia 95 °C -40 °C
- Alliance Memory SDRAM 4 Gb 78-pinowy FBGA-78 kulowe Powierzchnia 8 bit 95 °C 0 °C
- Alliance Memory SDRAM 4 Gb 96-pinowy FBGA-96 kulowe Powierzchnia 16 bit 95 °C -40 °C
- Intelligent Memory SDRAM IM5116D2DDBG-25I 2 Gb 84-pinowy FBGA-84 kulowe Powierzchnia 16 bit 95 °C -40 °C
- Intelligent Memory SDRAM IM2G08D2DBBG-25 2 Gb 60-pinowy FBGA-60 kulowe Powierzchnia 16 bit 95 °C -40 °C