Toshiba 74VHC138FT, Decoder, 16-Pin TSSOP
- RS 제품 번호:
- 171-3433
- 제조사 부품 번호:
- 74VHC138FT
- 제조업체:
- Toshiba
본 이미지는 참조용이오니 재확인이 필요하시면 문의해주세요.
대량 구매 할인 기용 가능
Subtotal (1 pack of 50 units)*
₩15,134.00
재고있음
- 3,700 개 단위 배송 준비 완료
더 자세한 내용이 필요하신가요? 필요한 수량을 입력하고 '배송일 확인'을 클릭하면 더 많은 재고 및 배송 세부정보를 확인하실 수 있습니다.
수량 | 한팩당 | 한팩당* |
|---|---|---|
| 50 - 600 | ₩302.68 | ₩15,096.40 |
| 650 - 1200 | ₩293.28 | ₩14,701.60 |
| 1250 + | ₩289.52 | ₩14,494.80 |
* 참고 가격: 실제 구매가격과 다를 수 있습니다
- RS 제품 번호:
- 171-3433
- 제조사 부품 번호:
- 74VHC138FT
- 제조업체:
- Toshiba
사양
참조 문서
제정법과 컴플라이언스
제품 세부 사항
제품 정보를 선택해 유사 제품을 찾기
모두 선택 | 제품 정보 | 값 |
|---|---|---|
| 브랜드 | Toshiba | |
| Product Type | Decoder | |
| Logic Family | 74VHC | |
| Logic Function | Decoder | |
| Number of Inputs | 3 | |
| Mount Type | Surface | |
| Package Type | TSSOP | |
| Number of Outputs | 34 | |
| Pin Count | 16 | |
| Minimum Supply Voltage | 2V | |
| Maximum Supply Voltage | 5.5V | |
| Minimum Operating Temperature | 125°C | |
| Maximum Operating Temperature | -40°C | |
| Series | 74VHC | |
| Length | 5mm | |
| Width | 4.4 mm | |
| Height | 1.2mm | |
| Standards/Approvals | No | |
| Automotive Standard | AEC-Q100 | |
| 모두 선택 | ||
|---|---|---|
브랜드 Toshiba | ||
Product Type Decoder | ||
Logic Family 74VHC | ||
Logic Function Decoder | ||
Number of Inputs 3 | ||
Mount Type Surface | ||
Package Type TSSOP | ||
Number of Outputs 34 | ||
Pin Count 16 | ||
Minimum Supply Voltage 2V | ||
Maximum Supply Voltage 5.5V | ||
Minimum Operating Temperature 125°C | ||
Maximum Operating Temperature -40°C | ||
Series 74VHC | ||
Length 5mm | ||
Width 4.4 mm | ||
Height 1.2mm | ||
Standards/Approvals No | ||
Automotive Standard AEC-Q100 | ||
The 74VHC138FT is an advanced high speed CMOS 3-to-8 DECODER fabricated with silicon gate C2MOS technology. It achieves the high speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation. When the device is enabled, 3 Binary Select inputs (A, B and C) determine which one of the outputs ( Y0 - Y7 ) will go low. When enable input G1 is held low or either G2A or G2B is held high, decoding function is inhibited and all outputs go high. G1, G2A , and G2B inputs are provided to ease cascade connection and for use as an address decoder for memory systems. An input protection circuit ensures that 0 to 5.5 V can be applied to the input pins without regard to the supply voltage. This device can be used to interface 5 V to 3 V systems and two supply systems such as battery back up. This circuit prevents device destruction due to mismatched supply and input voltages.
Wide operating temperature: Topr = -40 to 125
High speed: Propagation delay time = 3.8 ns (typ.) at VCC = 5.0 V
Low power dissipation: ICC = 2.0 μA (max) at Ta = 25
High noise immunity: VNIH = VNIL = 28 % VCC (min)
Power-down protection is provided on all inputs.
Balanced propagation delays: tPLH ≈ tPHL
Wide operating voltage range: VCC(opr) = 2.0 to 5.5 V
Low noise: V = 0.8 V (max)
관련된 링크들
- Toshiba 74VHC138FT, Decoder, 16-Pin TSSOP
- Toshiba TC74VHC138F(K,F), Decoder, 16-Pin SOP
- Toshiba 74VHC165FT Surface Mount Shift Register 74VHC, 16-Pin TSSOP
- Toshiba 74VHC595FT Surface Mount Shift Register 74VHC, 16-Pin TSSOP
- Toshiba 74VHC4040FT 12-stage Surface Mount Binary Counter 74VHC, 16-Pin TSSOP
- Toshiba 74VHC164FT Surface Mount Shift Register 74VHC, 14-Pin TSSOP
- Toshiba 74VHC393FT Surface Mount Binary Counter 74VHC, 14-Pin TSSOP
- Toshiba 74HC138D, Decoder, 16-Pin SOIC
