DSPIC33EV256GM002-I/SP Microchip, 16 bit Digital Signal Processor 70 MHz 256kB FLASH 28-Pin PDIP

본 이미지는 참조용이오니 재확인이 필요하시면 문의해주세요.

모든 Digital Signal Processors 열람하기
현재 비가용
RS는 이 제품을 더 이상 판매하지 않습니다.
RS 제품 번호:
869-6101
제조사 부품 번호:
DSPIC33EV256GM002-I/SP
제조업체:
Microchip
제품 정보를 선택해 유사 제품을 찾기
모두 선택

브랜드

Microchip

Data Bus Width

16 bit

Product Type

Digital Signal Processor

Maximum Clock Frequency

70 MHz

Program Memory Size

256 kB

Program Memory Type

FLASH

Pin Count

28

Package Type

PDIP

ADC Channels

1

ADC Resolution

12 bit

Automotive Standard

AEC-Q100

Device Million Instructions per Second

70 MIPS

Height

3.8 mm

Instruction Set Architecture

C

Length

35.6 mm

Maximum Operating Temperature

85 °C

Maximum Supply Voltage

3.6 V

Minimum Operating Temperature

-40 °C

Minimum Supply Voltage

4.5 V

Mount Type

Through Hole

Number of ADCs

1

Number of PWM Units

6

Number of Timers

25

PWM Resolution

7.14 ns

RAM Size

16 kB

Standards/Approvals

No

Timer Resolution

32 bit

Width

7.5 mm

dsPIC33EVxxxGM00x/10x 16-Bit Digital Signal Controllers


Microchip’s dsPIC33EV family of 16-bit Digital Signal Controllers (DSCs) features a 70 MIPS dsPIC® DSC core with enhanced on-chip features. Capable of operating in harsh environments these devices are suitable for appliance and automotive applications. Rich peripheral integration includes SENT (Single-Edge Nibble Transmission-Transmit/Receive), High Speed PWMs, OP Amps and Error Correcting Code Flash for increased reliability and safety. The performance offered by the dsPIC33EV family of MCUs allows them to be incorporated into the design of high-performance, precision motor control systems that are more energy efficient. They can be used to control BLDC, permanent magnet synchronous, AC induction and stepper motors.

Microcontroller Features


70 MHz Max. CPU Speed

Code-Efficient (C and Assembly) Architecture

16-Bit Wide Data Path

Two 40-Bit Wide Accumulators

Single-Cycle (MAC/MPY) with Dual Data Fetch

Single-Cycle, Mixed-Sign MUL plus Hardware Divide

32-Bit Multiply Support

Intermediate Security for Memory - Provides a Boot Flash Segment in addition to the existing General Flash Segment

Error Code Correction (ECC) for Flash

Added Two Alternate Register Sets for Fast Context Switching

Clock Management Features


Internal, 15% Low-Power RC (LPRC) – 32 kHz

Internal, 1% Fast RC (FRC) – 7.37 MHz

Internal, 10% Backup RC (BFRC) – 7.37 MHz

Programmable PLLs and Oscillator Clock Sources

Fail-Safe Clock Monitor (FSCM)

Additional Fail-Safe Clock Monitor Source (BFRC), Intended to Provide a Clock Fail Switch Source for the System Clock

Independent Watchdog Timer (WDT)

System Windowed Watchdog Timer (DMT)

Fast Wake-Up and Start-Up

Power Management Features


Low-Power Management modes (Sleep, Idle and Doze)

Power Consumption Minimized Executing NOP String

Integrated Power-on Reset (POR) and Brown-out Reset (BOR)

0.5 mA/MHz Dynamic Current (typical)

50 μA at +25°C IPD Current (typical)

Peripheral Features


Up to Six Pulse-Width Modulation (PWM) Outputs (three generators)

Configurable Analogue to Digital Converter (ADC) Module

Up to 4 Operational Amplifiers

Up to 5 Comparators

Charge Time Measurement Unit (CTMU) - Supports mTouch™ capacitive touch sensing

Five 16-bit Timers

Two 32-bit Timers

Four Output Capture modules Configurable as Timers/Counters

Four Input Capture modules

Two Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART)

Two SPI Modules

One I2C Module with SMBus Support

관련된 링크들