8305AGLF, Clock Buffer, 5-Input, 16-Pin TSSOP
- RS 제품 번호:
- 216-6205
- 제조사 부품 번호:
- 8305AGLF
- 제조업체:
- Renesas Electronics
대량 구매 할인 기용 가능
Subtotal (1 tube of 96 units)*
₩744,480.00
마지막 RS 재고
- 최종적인 96 개 unit(s)이 배송 준비 됨
수량 | 한팩당 | Per Tube* |
|---|---|---|
| 96 - 96 | ₩7,755.00 | ₩744,480.00 |
| 192 - 288 | ₩7,598.96 | ₩729,590.40 |
| 384 + | ₩7,448.56 | ₩715,007.24 |
* 참고 가격: 실제 구매가격과 다를 수 있습니다
- RS 제품 번호:
- 216-6205
- 제조사 부품 번호:
- 8305AGLF
- 제조업체:
- Renesas Electronics
사양
참조 문서
제정법과 컴플라이언스
제품 세부 사항
제품 정보를 선택해 유사 제품을 찾기
모두 선택 | 제품 정보 | 값 |
|---|---|---|
| 브랜드 | Renesas Electronics | |
| Logic Function | Clock Buffer | |
| Number of Clock Inputs | 5 | |
| Package Type | TSSOP | |
| Pin Count | 16 | |
| 모두 선택 | ||
|---|---|---|
브랜드 Renesas Electronics | ||
Logic Function Clock Buffer | ||
Number of Clock Inputs 5 | ||
Package Type TSSOP | ||
Pin Count 16 | ||
The Renesas Electronics ICS8305 is a low skew, 1-to-4, Differential/ LVCMOS-to-LVCMOS/LVTTL Fanout Buffer. The ICS8305 has selectable clock inputs that accept either differential or single ended input levels. The clock enable is internally synchronized to eliminate runt pulses on the outputs during asynchronous assertion/deassertion of the clock enable pin. Outputs are forced LOW when the clock is disabled. A separate output enable pin controls whether the outputs are in the active or high impedance state.
Four LVCMOS / LVTTL outputs, 7 output impedance
Selectable differential or LVCMOS / LVTTL clock inputs
CLK, nCLK pair can accept the following differential input levels:
LVPECL, LVDS, LVHSTL, HCSL, SSTL
LVCMOS_CLK supports the following input types: LVCMOS,
LVTTL
Maximum output frequency: 350MHz
Output skew: 35ps (maximum)
Part-to-part skew: 700ps (maximum)
Additive phase jitter, RMS: 0.04ps (typical)
Selectable differential or LVCMOS / LVTTL clock inputs
CLK, nCLK pair can accept the following differential input levels:
LVPECL, LVDS, LVHSTL, HCSL, SSTL
LVCMOS_CLK supports the following input types: LVCMOS,
LVTTL
Maximum output frequency: 350MHz
Output skew: 35ps (maximum)
Part-to-part skew: 700ps (maximum)
Additive phase jitter, RMS: 0.04ps (typical)
For these non-cancellable (NC), and non-returnable (NR) products, Terms and Conditions apply.
관련된 링크들
- 8305AGLF, Clock Buffer, 5-Input, 16-Pin TSSOP
- 8305AGILF, Clock Buffer, 5-Input, 16-Pin TSSOP
- 85102AGILF, Clock Buffer, 5-Input, 16-Pin TSSOP
- Renesas Electronics 9DB433AGLF Clock Buffer 28-Pin TSSOP-28
- 85104AGILF, Clock Buffer, 5-Input, 20-Pin TSSOP
- Renesas Electronics 9DB833AGLF Buffer 48-Pin TSSOP
- 5PB1106PGGI, Clock Buffer LVCMOS, 1-Input, 14-Pin TSSOP
- 5PB1104PGGI, Clock Buffer LVCMOS, 1-Input, 8-Pin TSSOP
