Microchip, 8 bit PIC, PIC18F47Q43 Microcontroller, 64 MHz, 128kB FLASH, 44-Pin TQFP

본 이미지는 참조용이오니 재확인이 필요하시면 문의해주세요.

대량 구매 할인 기용 가능

Subtotal 10 units (supplied in a tray)*

₩31,696.80

Add to Basket
수량 선택 또는 입력
재고있음
  • 110 개 단위 배송 준비 완료
더 자세한 내용이 필요하신가요? 필요한 수량을 입력하고 '배송일 확인'을 클릭하면 더 많은 재고 및 배송 세부정보를 확인하실 수 있습니다.
수량
한팩당
10 - 20₩3,169.68
25 - 45₩3,105.76
50 - 70₩3,043.72
75 +₩2,981.68

* 참고 가격: 실제 구매가격과 다를 수 있습니다

포장 옵션
RS 제품 번호:
236-8946P
제조사 부품 번호:
PIC18F47Q43-I/PT
제조업체:
Microchip
제품 정보를 선택해 유사 제품을 찾기
모두 선택

브랜드

Microchip

Product Type

Microcontroller

Series

PIC18F47Q43

Package Type

TQFP

Mount Type

Surface

Pin Count

44

Device Core

PIC

Data Bus Width

8bit

Program Memory Size

128kB

Maximum Clock Frequency

64MHz

RAM Size

8kB

Maximum Supply Voltage

5.5V

Number of Programmable I/Os

36

DACs

1 x 8 Bit

Minimum Operating Temperature

-40°C

Maximum Operating Temperature

85°C

Length

10mm

Standards/Approvals

REACH, RoHS3

Width

1 mm

Minimum Supply Voltage

1.8V

Automotive Standard

No

Program Memory Type

FLASH

Instruction Set Architecture

RISC

ADCs

35 x 12 Bit

The Microchip microcontroller features a 12-bit ADC with Computation (ADCC) automating Capacitive Voltage Divider (CVD) techniques for advanced capacitive touch sensing, averaging, filtering, oversampling and threshold comparison. This family showcases a new 16-bit PWM module which provides dual independent outputs on the same time base. Additional features include vectored interrupt controller with fixed latency for handling interrupts, system bus arbiter, Direct Memory Access (DMA) capabilities, UART with support for asynchronous, DMX, DALI and LIN protocols, SPI, I2C, memory features like Memory Access Partition (MAP) to support users in data protection and bootloader applications, and Device Information Area (DIA), which stores factory calibration values to help improve temperature sensor accuracy.

C Compiler optimized RISC architecture

64 MHz clock input

62.5 ns minimum instruction cycle

Six Direct Memory Access (DMA) Controllers

User programmable source and destination sizes

Hardware and software triggered data transfers

Vectored Interrupt capability

Selectable high/low priority

Fixed interrupt latency of three instruction cycles

Programmable vector table base address

Backwards compatible with previous interrupt capabilities

127-Level deep hardware stack

Low current power on reset (POR)

Configurable Power up timer (PWRT)

Brown out reset (BOR)

low power BOR (LPBOR) Option

Windowed Watchdog timer (WWDT)

Watchdog Reset on too long or too